Hello,
Our customer estimate the DRV8825.
The customer observe a strange behavior about logic timing.
I attach the file of results.
(Please visit the site to view this file)
When the customer input nENBL High, output disable faster than nENBL pulse.
What is occur?
Best Regards,
Naoki Aoyama