DRV8818: Timing diagram

Hi,

Could you provide correct timing diagram?

Enablen is active low but it seems to be active high in Figure. 1

Now when STEP is low, device drives output.

Need to compare timing diagram and board.

Thanks.